edited by
1,771 views
2 votes
2 votes

For a $10$-bit digital ramp ADC using $500\;\text{kHz}$ clock, the maximum conversion time is

  1. $2048\; \mu \;\text{S}$
  2. $2046\; \mu \;\text{S}$
  3. $2064\; \mu \;\text{S}$
  4. $2084\; \mu \;\text{S}$
edited by

1 Answer

1 votes
1 votes
The answer for the above question is

B) 2046uS

Solution:

(2ⁿ-1)*clock speed(2us)=2046uS

Related questions

1 votes
1 votes
2 answers
1
sh!va asked Feb 21, 2017
673 views
Simplify Boolean function represented in sum of product of min-terms, $\text{F}(x, y, z)= \Sigma(0, 2, 4,5, 6)$ $z' + xy'$$x' y'z' + xyz+ xy'z'$$xyz + x' + y' + z'$$xy+yz...
1 votes
1 votes
1 answer
2
sh!va asked Feb 21, 2017
1,677 views
How is the status of the carry, auxiliary carry and parity flag affected if write instruction?MOV A,#9C ADD A,#64H$\text{CY = 0, AC = 0, P = 0}$$\text{CY = 1, AC = 1, P =...
1 votes
1 votes
1 answer
3
sh!va asked Feb 21, 2017
5,707 views
A $10$-bit DAC has a step size of $\text{10mV}.$What is its Full scale O/P voltage and the percentage resolution?$10.24\text{V}, 0.2\%$$10.23\text{V}, 0.5\%$$10.23\text{V...
1 votes
1 votes
2 answers
4
sh!va asked Feb 21, 2017
2,940 views
Which shift register counter requires the most decoding circuitry?Johnson CounterRing CounterRipple Counter$\text{MOD}$ counter