edited by
1,065 views
1 votes
1 votes

Given shift register is initially loaded with the bit pattern "1010". After how many clock cycles will the content of shift register be "1010" again?


a) 5

b) 9

c) 7
d) 15

edited by

1 Answer

Best answer
2 votes
2 votes

initially     1010

  1            1101

  2            0110

  3             0011

  4             0001

  5             1000

  6             0100

  7             1010 (Answer C)

selected by

Related questions

2 votes
2 votes
1 answer
2
sh!va asked Feb 28, 2017
1,200 views
What is the maximum clock frequency at the given circuit can be operated without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty ...
0 votes
0 votes
1 answer
3
sh!va asked Mar 3, 2017
1,160 views
The function shown in the figure when simplified will yield a result with _______ terms$2$$4$$7$$14$
1 votes
1 votes
1 answer
4
sh!va asked Mar 3, 2017
1,056 views
Given the decimal number -19 an eight bit two's complement representation is given bya) 11101110b) 11101101c) 11101100d) none of these