Register

ISRO 2008- ECE Digital Logic

• retagged by
417 views

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 3, 2017
502 views
ISRO 2007- ECE Digital logic
The circuit is a a) Monostable MV b) Astable MV c) Adder d) SR FF
The circuit is aa) Monostable MVb) Astable MVc) Adderd) SR FF
User Avatar
0 votes
0 votes
0 answers
2
sh!va asked Mar 1, 2017
417 views
ISRO 2009- ECE Digital Logic
A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101? a) 14.5 mA b) 10 mA c) 100 mA d) Not possible to calculate
A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101?a) 14...
User Avatar
1 votes
1 votes
0 answers
3
sh!va asked Feb 28, 2017
958 views
ISRO 2009- ECE Digital Logic
Which of the following types of devices is not field programmable? a) FPGA b) ASIC c) CPLD d) PLD
Which of the following types of devices is not field programmable?a) FPGAb) ASICc) CPLDd) PLD
User Avatar
2 votes
2 votes
1 answer
4
sh!va asked Feb 28, 2017
1,233 views
ISRO 2010-ECE Digital logic
What is the maximum clock frequency at the given circuit can be operated without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty cycle varies from 40% to 60 %. a) 100 MHz b) 50 MHz c) 40 MHz d) 25 MHz
What is the maximum clock frequency at the given circuit can be operated without timing violations? Assume that the Combinational logic delay is 10 ns and the clock duty ...
User Avatar
Link Copied!