Register

ISRO 2008-ECE Digital Logic

• recategorized by
676 views

1 Answer

1 votes
1 votes

answer is (C)  -  Flash memory   ,  because

Flash memory is an electronic (solid-state) non-volatile computer storage medium that can be electrically erased and reprogrammed.

Toshiba developed flash memory from EEPROM (electrically erasable programmable read-only memory) in the early 1980s and introduced it to the market in 1984. The two main types of flash memory are named after the NAND and NOR logic gates. The individual flash memory cells exhibit internal characteristics similar to those of the corresponding gates.

User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
1
sh!va asked Mar 1, 2017
417 views
ISRO 2008- ECE Digital Logic
The fastest ADC among the following is (a) Successive approximation type (b) Dual slope type (c) Sigma - Delta ADC (d) Flash converter
The fastest ADC among the following is(a) Successive approximation type(b) Dual slope type(c) Sigma - Delta ADC(d) Flash converter
User Avatar
0 votes
0 votes
1 answer
2
sh!va asked Mar 2, 2017
622 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from (a) Harvard Architecture (b) Von-Neumann Architecture (c) Cray Architecture (d) None of the above
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
User Avatar
1 votes
1 votes
2 answers
3
sh!va asked Mar 2, 2017
664 views
ISRO 2008-ECE Pipeline
Assuming ideal conditions, the speed up obtained from a balanced N stage pipeline is (a) $2N$ (b) $N^ 2$ (c) $N$ (d) $N!$
Assuming ideal conditions, the speed up obtained from a balanced N stage pipeline is(a) $2N$(b) $N^ 2$(c) $N$(d) $N!$
User Avatar
1 votes
1 votes
1 answer
4
sh!va asked Mar 2, 2017
448 views
ISRO 2008-ECE Interrupt request in daisy chain
In a daisy chained connection to the CPU, the peripheral whose interrupt request has the highest priority is the one (a) With the largest vector address (b) With highest speed of operation (c) Electrically nearest to the CPU (d) Electrically farthest from the CPU
In a daisy chained connection to the CPU, the peripheral whose interrupt request has the highest priority is the one(a) With the largest vector address(b) With highest sp...
User Avatar
Link Copied!