Register

ISRO2017-21

• edited by
13,341 views

3 Answers

Best answer
16 votes
16 votes
Effective Memory Access Time = Cache hit * Cache access time + Cache miss ( Cache miss Penalty + memory Access time)

 = 0.8(30) + (1-0.8)(30+150) ns

 = 24 + 0.2(180) ns

 = 24 + 36 ns = 60 ns.

Option A.
• selected by
User Avatar
0 votes
0 votes
By default Hierarchial access

Tavg  = cache miss + main memory hit

 Cache miss = cache hit ratio * cache access time = 0.8 * 30ns = 24ns

Main memory hit = (1-cache hit ratio) * (main memory hit ratio) * (main mem access time + cache mem access time)

                              = (1-0.8) * (1) * (150ns+ 30ns)

                              = 36ns

(Main memory is final level of hierarchial access so main mem hit ratio = 1)

 

Therefore,

 

Tavg = 24+36 = 60ns
User Avatar
0 votes
0 votes
Step-1: Hit ratio 80%=0.8 and Miss ratio=20%=0.2
Access time=30ns
Main memory=150ns
Step-2: CPU access time = (Hit ratio*access time) + (Miss ratio*access time+Main memory)
= (0.8*30) + (0.2*(30+150))
= 60 ns
User Avatar
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

9 votes
9 votes
2 answers
1
sh!va asked May 7, 2017
2,996 views
ISRO2017-19
The most appropriate matching for the following pairs : ... $\text{X-ii, Y-iii, Z-i}$ $\text{X-iii, Y-i, Z-ii}$ $\text{X-ii, Y-i, Z-iii}$
The most appropriate matching for the following pairs :$\begin{array}{clcl} \text{X.} & \text{Indirect Addressing} & \text{i.} & \text{Loop} \\ \text{Y.} & \text{Immedi...
User Avatar
12 votes
12 votes
2 answers
2
sh!va asked May 7, 2017
7,141 views
ISRO2017-18
How many $128\times 8$ bit RAMs are required to design $32\;\text{K}\times 32$ bit RAM? $512$ $1024$ $128$ $32$
How many $128\times 8$ bit RAMs are required to design $32\;\text{K}\times 32$ bit RAM?$512$$1024$$128$$32$
User Avatar
14 votes
14 votes
4 answers
3
go_editor asked Sep 29, 2014
12,602 views
GATE CSE 2010 | Question: 21,ISRO2017-60
The cyclomatic complexity of each of the modules $\text{A}$ and $\text{B}$ shown below is $10.$ What is the cyclomatic complexity of the sequential integration shown on the right hand side? $19$ $21$ $20$ $10$
The cyclomatic complexity of each of the modules $\text{A}$ and $\text{B}$ shown below is $10.$ What is the cyclomatic complexity of the sequential integration shown on t...
User Avatar
9 votes
9 votes
2 answers
4
sh!va asked May 7, 2017
4,324 views
ISRO2017-20
Which interrupt in $8085$ Microprocessor is unmaskable? $\textsf{RST 5.5}$ $\textsf{RST 7.5}$ $\textsf{TRAP}$ Both (a) and (b)
Which interrupt in $8085$ Microprocessor is unmaskable?$\textsf{RST 5.5}$$\textsf{RST 7.5}$$\textsf{TRAP}$Both (a) and (b)
User Avatar
Link Copied!