edited by
12,370 views

3 Answers

Best answer
16 votes
16 votes

Answer: (d)

Explanation:

  • T flip flop toggles the state if input T is 1, and does not change state if input T is 0.
  • T flip flop is a clocked (synchronous or edge-triggered) flip flop.
  • Edge triggered flip flops can only change its values at the edge of a clock, in absence of edge does not change its state, remains same.
  • In given circuit, clock symbol is showing that it is positive edge triggering (low to high change). Note that there are mainly four different types of clock-triggering methods

Now, we need to find out Q0Q1 after 4 clock cycles.
Initial: 00 States Q0 and Q1 are zero
Clock 1: 11 State Q0 changed to 1 because input T is 1 and previous state was 0 and State Q1 changed to 1 because input T is 1 and previous state was 0.
Clock 2: 01 State Q0 changed to 0 because input T is 1 and previous state was 1 and State Q1 remains same because clk value is 0.
Clock 3: 10 State Q0 changed to 1 because input T is 1 and previous state was 0 and State Q1 changed to 0 because input T is 1 and previous state was 1.
Clock 4: 00 State Q0 changed to 0 because input T is 1 and previous state was 1 and State Q1 remains same because clk value is 0.

selected by
7 votes
7 votes

correct me if wrong!

q0q1

(initial)       00

(1 clock)   10

(2 clock )  01

(3 clock )  11

( 4 clock)  00

this will be answer.............

1 votes
1 votes

Sequential circuit would produce the following output:

  T0    Q0          T1    Q1
  1     0           1     0
  1     1           1     0
  1     0           1     1
  1     1           1     1
  1     0           1     0

(Q0, Q1 = 0,0), after 4th cycle. So, option (D) is correct.

Answer:

Related questions

9 votes
9 votes
5 answers
1
go_editor asked Jul 1, 2016
5,262 views
Consider the logic circuit given below.The inverter, AND and OR gates have delays of $6, 10$ and $11$ nanoseconds respectively. Assuming that wire delays are negligible, ...
2 votes
2 votes
1 answer
4