search
Log In
2 votes
686 views
Consider a system such that the number of clock cycles for a polling operation (including transferring to the polling routine,
accessing the device and restarting the user program) is 400 cycles,
and that the processor executes with a 500 MHz clock. Determine the fraction of CPU consumed when the mouse must be polled 30 times per second.

•0.002 %
•0.02 %
•0.2 %
•None of these
in CO and Architecture
retagged by
686 views

1 Answer

3 votes

Number of cycles per second required=30 times per second *400 cycles per polling operation =12000 cycles per sec

FractFraof cpu consumed=(required frequency /cpu frequency) *100=12000/500×10^6

=0.0024

Correct answer is 0.002% or 0.0024%

Related questions

6 votes
2 answers
1
1.8k views
Assume that a CPU can process $10^8$ operations per second. Suppose you have to sort an array with $10^6$ elements. Which of the following is true? 1. Insertion sort will always take more than 2.5 hours while merge sort will always take less than 1 second. ... will always take less than 1 second. 4. Insertion sort could take more than 2.5 hours while quicksort will always take less than 1 second.
asked Jul 15, 2015 in Algorithms radha gogia 1.8k views
1 vote
0 answers
2
276 views
Answer the following part: a) Show that, under the assumption that the input is equally likely to be any of the n! permutations of these integers, the average number of comparisons used by the bubble sort equals E(X). b) Use Example 5 in Section 3.3 to show that E(X) ≤ n ... ; 1)/4. i) Conclude from parts (b), (d), and (h) that the average number of comparisons used to sort n integers is .
asked Nov 25, 2014 in Probability Sahil Gupta 276 views
0 votes
1 answer
3
517 views
Consider a memory of 8 words per block.If 2 clock cycle are required to transfer address from CPU to main memory, 6 clock cycle to access the first word, 3 clock cycles each for the consecutive words and 2 clock cycles for transferring the words from ... .Then calculate the total clock cycle required to transfer the block with memory interleaving and without interleaving if no of modules are 4.
asked Nov 17, 2016 in CO and Architecture rahuldb 517 views
0 votes
1 answer
4
353 views
My question is : in the last indexed instruction , will it not be this way : 1 Memory Access + 1 Arithmetic computation + 1 Memory access = 2 + 3 + 2 = 7 clock cycles ?
asked Jan 19, 2016 in CO and Architecture worst_engineer 353 views
...