edited by
38,689 views
25 votes
25 votes

The maximum window size for data transmission using the selective reject protocol with $n\text{-bit}$ frame sequence numbers is:

  1. $2^n$
  2. $2^{n-1}$
  3. $2^n-1$
  4. $2^{n-2}$
edited by

8 Answers

1 votes
1 votes

We know that,

Sender window size + Receiver window size <= Available Sequence No.

i.e. Ws + Wr <= ASN .....(1)

In Selective Repeat/Reject Protocol, Ws = Wr

Say, Ws = Wr = N.....(2)

Also as in question it is given that n-bits have been used for frame sequence no.

Therefore, Available Sequence No. (ASN) = 2^n

Now from equation (1) and (2),

N + N <= 2^n
=>N <= 2^n-1

Therefore, The maximum window size for data transmission using the selective reject protocol
with n-bit frame sequence numbers is 2^n-1

1 votes
1 votes

In selective repeat or selective reject Sender window size = receiver window size = x (let)

and we know that

available sequence number $\leq$  sender window size + receiver window size            ${\color{Red} \rightarrow }$ 1

for n bits sequence number available sequence number = $2^{n}$

put in equation 1

 $2^{n}$ = x + x              (since sender window size= receiver window size = x (let))

$2^{n}$ = 2x

then,

x= $2^{n}$ /2

x= $2^{n-1}$

therefore maximum window size is  $2^{n-1}$

therefore answer is B

0 votes
0 votes

In Selective Reject (or Selective Repeat), maximum size of window must be half of the maximum

sequence number = 2$^n$/ 2 = 2$^n$-1
For Go-back N, the maximum window size can be 2$^n$ - 1.

0 votes
0 votes
Because for selective repeat reciver also need window.

So total window is divided by two

Here total window is 2^n so sender window is 2^n/2
Answer:

Related questions

30 votes
30 votes
5 answers
1
Kathleen asked Sep 22, 2014
19,608 views
Packets of the same session may be routed through different paths in:TCP, but not UDPTCP and UDPUDP, but not TCPNeither TCP nor UDP
27 votes
27 votes
3 answers
2
24 votes
24 votes
3 answers
4
Kathleen asked Sep 22, 2014
15,181 views
Consider a direct mapped cache of size $32$ $KB$ with block size $32$ $bytes$. The $CPU$ generates $32$ $bit$ addresses. The number of bits needed for cache indexing and ...