When there is a miss in L1 cache and a hit in L2 cache, a block is transferred from L2 cache

First of all give proper explanation about your query

what is L1 line number 1 or name of cache same for L2 ?? Is your architecture containing multi processor unit as L1 and L2 two cache are using?

If line number represented then no miss because block search in same cache.

learner_geek answered Jul 26, 2017

learner_geek

See all

0 Please log in or register to add a comment.

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

1 answer

rookoodracula asked Mar 3, 2023

2,075 views

With the help of the following information, determine the size of the sub-fields (in bits) in the address for direct mapping, associative mapping and set-associative mapping:  512 MB main memory and 2 MB cache memory  Address space of the processor is 256 MB  The block size is 256 bytes  There are 16 blocks in a cache set.

rookoodracula

2.1k views

rookoodracula asked Mar 3, 2023

CO and Architecture
co-and-architecture

+ –

1 votes

1 answer

Disha asked Sep 26, 2014

1,114 views

an access sequence of cache block address of length N and contaons n unique addresses. The no. of unique block address between 2 consecutive accesses to the same block address is bound above by k. What is miss ratio if access sequence is passed through a cache of associativity A >= k exercising LRU replacement policy? Ans is n/N but how?

Disha

1.1k views

Disha asked Sep 26, 2014

3 votes

1 answer

focus _GATE asked Jun 7, 2015

4,231 views

Consider an L1 cache with an access time of 1 ns and a hit ratio of H 0.95.
Consider an L1 cache with an access time of 1 ns and a hit ratio of H 0.95. Suppose that we can change the cache design (size of cache, cache organization) such that we increase H to 0.97, but ... so we have to search throught the cache which wiill increase the cache accees time ..and performance will decreases.....

Consider an L1 cache with an access time of 1 ns and a hit ratio of H 0.95. Suppose that we can change the cache design (size of cache, cache organization) such that we i...

focus _GATE

4.2k views

focus _GATE asked Jun 7, 2015

CO and Architecture
cache-memory

+ –

2 votes

1 answer

Chaitanya Kale asked Dec 12, 2022

372 views

L1 and L2 cache
I have few doubts regarding $ L1$ and $ L2 $ cache Consider there is sequential access to L1 and L2 cache i.e L2 is accessed after L1 misses $\textup{Doubt 1:}$ Suppose we want to read data and data is not present in both $ L1$ and $ L2 $ then during reading ... do we write data only to $ L1$ or to both $ L1$ and $ L2 $? What happens if its said that both the cache are inclusive?

I have few doubts regarding $ L1$ and $ L2 $ cacheConsider there is sequential access to L1 and L2 cache i.e L2 is accessed after L1 misses$\textup{Doubt 1:}$Suppose we w...

Chaitanya Kale

372 views

Chaitanya Kale asked Dec 12, 2022

CO and Architecture
multilevel-cache
co-and-architecture

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 reply

Please log in or register to add a comment.

Related questions

1 1 comment

0