Register

Gate forum
closed

• closed by
213 views
1 votes
1 votes
closed with the note: Violation of community guidelines https://gateoverflow.in/blog/2113
Consider a hypothetical processor that support two address, one address and zero address instructions. It has a 256 word memory , and a 20 bit instruction is placed in 1 word of memory (memory is word addressable ). Given that there exist 8 two address instructions and 1984 one address instructions. The total number of zero address instruction formulated is --------------.

Plz help me to find the answer?
• closed by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
kunal goswami asked Nov 17, 2018
280 views
Gate forum Exam
In two level cache first level cache minimizes cache miss ratio , second level minimizes cache hit ratio . Explain .
In two level cache first level cache minimizes cache miss ratio , second level minimizes cache hit ratio . Explain .
User Avatar
0 votes
0 votes
0 answers
4
charul asked Jan 3, 2018
245 views
gate forum test series
Answer given is : 5119 Please tell how to solve this question
Answer given is : 5119Please tell how to solve this question
User Avatar
Link Copied!