GATE CSE
First time here? Checkout the FAQ!
x
+2 votes
44 views
Suppose that in 1000 memory references there are 150 misses in first level and 100 miss in second level cache.
Assume that miss penalty from L2 cache to memory is 120 cycles. The hit time of L2 cache is 50 cycles.
If there are 4 memory references per instruction, the average stall per instruction is _________.

(ans given:78 )
asked in CO & Architecture by Junior (531 points) 1 6 16 | 44 views

1 Answer

+2 votes
150 miss in L1 all those will be searched in L2

so stall due to L1 miss = 150*50

100 miss in L2 all those will be searched in MM

so stall due to L2 miss =100*120

total stall = 150*50+100*120=19500

this is for 1000 memory reference

1 instruction = 4 memory reference

so 1000 memory reference = 1000/4 instruction = 250 instruction

so avg stall per instruction = 19500/250 =78 cycles
answered by Boss (9.6k points) 5 32 59
Thank you. :)
miss rate in L1 per instruction will be (150/250) = (3/5)

miss rate in L2 per instruction will be (100/250) = (2/5)

(3/5)*(50) + (2/5) *(120) = 78 cycles here plzzz correct if  i am wrong


Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
Top Users Oct 2017
  1. Arjun

    23706 Points

  2. Bikram

    17298 Points

  3. Habibkhan

    9336 Points

  4. srestha

    6566 Points

  5. Debashish Deka

    5478 Points

  6. jothee

    5188 Points

  7. Sachin Mittal 1

    4910 Points

  8. joshi_nitish

    4514 Points

  9. manu00x

    4158 Points

  10. sushmita

    4098 Points


Recent Badges

Verified Human Terminator
Verified Human maheshtheng
Nice Answer Ahwan
Renewal Ahwan
Notable Question pranab ray
Notable Question Tuhin Dutta
Great Question jothee
Ancestor santhoshdevulapally
Nice Question Pradip Nichite
Famous Question smartmeet
27,447 questions
35,307 answers
84,718 comments
33,549 users