487 views
0 votes
0 votes

The ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation – the first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR.

The instruction "call Rn, sub” is a two word instruction. Assuming that PC is incremented during the fetch cycle of the first word of the instruction, its register transfer interpretation is

Rn <= PC + 1;

PC <= M[R0];

The minimum number of CPU clock cycles needed during the execution cycle of this instruction is:

  1. 2
  2. 3
  3. 4
  4. 5

1 Answer

0 votes
0 votes

Ans should be 4 cycle

I cycle MBR <- pc,S <- pc, local bus

2 cycle MDR <- R0[MBR] local bus

3 cycle Rn <- S+1,local bus

4 cycle PC <- MDR local bus

No related questions found