Register Renaming

Xylene asked Aug 31, 2017 • retagged Nov 13, 2017 by Arjun

1,443 views

1 votes

Can register renaming eliminate all "WAR/WAW" hazards?

CO and Architecture
co-and-architecture
data-hazards

+ –

Xylene asked Aug 31, 2017 • retagged Nov 13, 2017 by Arjun

Xylene

1.4k views

See all

1 1 comment

akb1115

commented Oct 18, 2017

yes it can

https://gateoverflow.in/447/gate2008-36

1 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

3 votes

yes it does .....

RAR dependency doesn't create problem ....for RAW we uses the technique of operand forwarding ...while for WAW and WAR we are going to use register renaming....

SHUBHAM SHASTRI answered Oct 18, 2017

SHUBHAM SHASTRI

See all

0 Please log in or register to add a comment.

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

7 votes

1 answer

GO Classes asked Jan 21

1,002 views

GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 49
Consider the following code fragment: Identify all data dependencies (potential data hazards) in the given code snippet within one loop iteration. Let the number of true data dependencies be $\mathrm{X}$ ... output dependencies be $\text{Z}$. What is $\mathrm{X}+2 \mathrm{Y}+3 \mathrm{Z}?$

Consider the following code fragment:Identify all data dependencies (potential data hazards) in the given code snippet within one loop iteration. Let the number of true d...

GO Classes

1.0k views

GO Classes asked Jan 21

CO and Architecture
goclasses2024-mockgate-12
goclasses
numerical-answers
co-and-architecture
data-hazards
data-dependency
2-marks

+ –

1 votes

1 answer

LRU asked Jan 8, 2022

565 views

Applied Test Series
Consider the following sequence of instructions: LOAD R4, 0(R8) AND R1, R5, R2 OR R1, R1, R3 OR R2, R2, R7 ADD R3, R2, R1 STORE R3, 0(R8) Number of cycles required to complete the given sequence of instructions in a 5 stage (IF, ID, EX, Mem, WB) RISC processor with operand forwarding_____

Consider the following sequence of instructions: LOAD R4, 0(R8) AND R1, R5, R2 OR R1, R1, R3 OR R2, R2, R7 ADD R3, R2, R1 STORE R3, 0(R8) Number of cycles required to com...

LRU

565 views

LRU asked Jan 8, 2022

CO and Architecture
test-series
co-and-architecture
pipelining
data-hazards

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 reply

Please log in or register to add a comment.

Related questions

1 1 comment

0