885 views

An instruction pipeline consists of 4 stages – Fetch (F), Decode field (D), Execute (E) and Result Write (W). The 5 instructions in a certain instruction sequence need these stages for the different number of clock cycles as shown by the table below

No. of cycles needed for
Instruction F D E W
1 1 2 1 1
2 1 2 2 1
3 2 1 3 2
4 1 3 2 1
5 1 2 1 2

Find the number of clock cycles needed to perform the 5 instructions.

retagged | 885 views

answer = $15$ cycles are required.

answered by Veteran (31k points)
selected by
I think this is the correct sequence of fetch , unless the previous instruction goes into the next stage (here it is D stage)the current instruction can not enter into F stage.
@Arjun Sir then here we have assumed there is no data dependencies in instruction...I am just confused with the Execute of 1st instruction and decode of second instruction executing in the same column please clarify sir
yes, no dependency is assumed..
@Arjun sir, I have a doubt ,  I think F(fetch) operation of 2nd instruction should have started at 3rd clock cycle, otherwise it will overlap intermediate register's value and D(decode) operation of first instruction will not be executed correctly.

Similarly D(decode) operation of 3rd instruction should have started at 7th clock cycle, instead of 6th otherwise it will effect execution of 2nd instruction.

Please correct me if my understanding is wrong.

Thank you
what will be the answer ...if FETCH of instruction 3 ..takes 3 cycle instead of 2 ? plz help  if you can..?

Shreya Roy any references????

@Bikram  @Arjun

why the fetch operation of 3rd instruction is not starting at 3rd clock cycle?

sameway why fetch of 5th instruction is not starting at 7th clock?
thanks sir
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
F D D E W
F - D D E E W
F - D - E E E W W
F - D - - E E W
F - - - D - E W W

therefore 15 clock cycles needed.

answered by Loyal (3.9k points)
D of 3rd instruction is missing..
oops ... I have edited the answer Please check it again ...
please check IF(fetch) of I5. I think, it should be in clock 8 not in 7 as IF is not yet released by I4 .. And if we use the concept of the buffer then I2 and I3 should also use buffer concept  ??
yes @vijaycs I5  should be in clock 8
In 3rd instruction 1 F is missing