Register

gate 2015 ECE

278 views

1 Answer

0 votes
0 votes
please someone answer this question.
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
1
Bharathkrishna asked Sep 12, 2017
303 views
Gate 2015 ECE
User Avatar
1 votes
1 votes
1 answer
2
Sambhrant Maurya asked Jan 5, 2019
3,519 views
GATE 2001 ECE
The digital block in the figure is realized using two positive edge triggered flip flops. Assume that for t<t0, Q1=Q2=0. The correct realization is given by which of the following figures?
The digital block in the figure is realized using two positive edge triggered flip flops. Assume that for t<t0, Q1=Q2=0.The correct realization is given by which of the f...
User Avatar
1 votes
1 votes
1 answer
3
aditi19 asked Dec 11, 2018
4,669 views
GATE ECE digital logic
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be __________
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagatio...
User Avatar
4 votes
4 votes
6 answers
4
aditi19 asked Dec 4, 2018
2,522 views
GATE ECE 2014
Above question modification. This is the actual question Boolean expression$:(x+y)(x+\bar{y})+\overline{{(x\bar{y}+\bar{x})}}$ $(A) x$ $(B)y$ $(C)xy$ $(D)x+y$
Above question modification.This is the actual questionBoolean expression$:(x+y)(x+\bar{y})+\overline{{(x\bar{y}+\bar{x})}}$$(A) x$ $(B)y$ $(C)xy$...
User Avatar
Link Copied!