The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
x

GATE1999-18 [closed]

0 votes
193 views

Design a 2K $\times$ 8 (2048 locations, each 8 bit wide) memory system mapped at addresses (1000)$_{16}$ to (17FF)$_{16}$ for the 8085 processor using four 1K $\times$ 4 memory chips. Each of these chips has the following signal pins:

  1. $\overline{CS}$ (Chip select, data lines are in high impedance state when it is 1)

  2. $\overline{RD}$ (0 for read operation)

  3. $\overline{WR}$ (0 for write operation)

  4. $A_0, A_1, \dots A_9$ (input address lines. $A_0$ is the lest significant)

  5. $D_0, D_1, D_2, D_3$ (bi-directional data lines. $D_0$ is the least significant)

closed with the note: out of syllabus now
asked in CO & Architecture by Veteran (59.7k points)
retagged by | 193 views

Related questions

0 votes
0 answers
3
asked Oct 8, 2014 in CO & Architecture by Kathleen Veteran (59.7k points) | 197 views
0 votes
0 answers
6
asked Oct 6, 2014 in CO & Architecture by Kathleen Veteran (59.7k points) | 142 views
0 votes
0 answers
7
asked Oct 4, 2014 in CO & Architecture by Kathleen Veteran (59.7k points) | 228 views


Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

44,385 questions
49,876 answers
164,912 comments
65,881 users