Register

CISC [Interview Question]

• retagged by
408 views

1 Answer

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Feb 28, 2017
889 views
ISRO 2009-ECE RISC vs CISC
The theoretical dividing line between Reduced Instruction Set computing (RISC) microprocessor and Complex Instructions Set Computing (CISC) microprocessor is a) Instruction execution rate to be one instruction per clock cycle b) Number of address and data lines c) Number of pins in the chip d) None of the above
The theoretical dividing line between Reduced Instruction Set computing (RISC) microprocessor and Complex Instructions Set Computing (CISC) microprocessor isa) Instructio...
User Avatar
2 votes
2 votes
1 answer
2
gate_forum asked Feb 1, 2017
738 views
risc vs cisc
State True/False: "CISC architectures may perform better than RISC architectures in network centric applications."
State True/False: "CISC architectures may perform better than RISC architectures in network centric applications."
User Avatar
0 votes
0 votes
1 answer
3
gate_forum asked Feb 2, 2016
655 views
pc increment in cisc instructions
When is incremented value of PC(program counter) available in variable sized instructions? during decode phase after instruction execution during fetch phase none
When is incremented value of PC(program counter) available in variable sized instructions?during decode phaseafter instruction executionduring fetch phasenone
User Avatar
1 votes
1 votes
0 answers
4
srestha asked Mar 15, 2017
1,385 views
IITM interview
Lets say we have a 32bit instruction using immediate addressing mode, where the opcode is say 22bits, and u have to store a 32bit operand inside the remaining 10bits of the instruction. How would u do it?
Lets say we have a 32bit instruction using immediate addressing mode, where the opcode is say 22bits, and u have to store a 32bit operand inside the remaining 10bits of t...
User Avatar
Link Copied!