Register

doubt -synchronous counter

303 views
0 votes
0 votes
what is the correct way to design  synchronous counter ?for any arbitrary sequence like 7,3,1,2,5,4,6,7,3,1,2,4,5,6 I simply using state table diagram and  by minimization it is easy to design circuit.Also to identify minimum number of flip flop in synchronous counter I just calculating  number of bits used in counter .

pls tell correct approach to solve these type of problems
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
2 answers
1
Na462 asked Oct 10, 2018
477 views
Synchronous Counter Circuit
In the given synchronous Counter circuit, initially all Outputs are Reset. It is required to replace FF2 with AB Flip Flop. The FF2 inputs would be:- A. A = Q1 and B = Q1' B. A = Q1' and B = Q1' C. A = Q1.Q0 and B = Q1.Q0 D. A = Qo' and B = Qo'
In the given synchronous Counter circuit, initially all Outputs are Reset. It is required to replace FF2 with AB Flip Flop. The FF2 inputs would be:- A. A = Q1 and B = Q1...
User Avatar
1 votes
1 votes
1 answer
2
Na462 asked Oct 1, 2018
1,094 views
Synchronous Counter
User Avatar
3 votes
3 votes
1 answer
4
h4kr asked Jan 5, 2023
277 views
Difference between no of states of synchronous vs asynchronous counters
What are the no of states b/w synchronous vs asynchronous counters
What are the no of states b/w synchronous vs asynchronous counters
User Avatar
Link Copied!