297 views

1 Answer

Best answer
1 votes
1 votes
(A)RISC is a Instruction Set Architecture, which uses ALU.RISC uses simple operation. It can be pipelined. So, this statement is true.

(R)Pipeline doesnot reduce memory requirement , It actually increases throughput, means per sec how many instruction goes through pipeline
So, Ans will be (C)
selected by

Related questions

0 votes
0 votes
0 answers
1
0 votes
0 votes
0 answers
2
0 votes
0 votes
0 answers
3
talha hashim asked Sep 2, 2018
295 views
In cycle stealing mode, the DMA gets control over_____buses from CPU.a)Data bus and Address busb)Address bus and Control busc)Control bus and Data busd)None of the above
0 votes
0 votes
1 answer
4
abhishekmehta4u asked Jul 11, 2018
169 views