edited by
479 views
2 votes
2 votes
For synchronous series counter of modulus 256, the propagation delay for each flip flop is 25 nsec and propagation delay of each two input AND gate is 5 nsec. What is the maximum frequency of MOD 256 counter ?(in MHz)

a)18.18

b)19.18

c)20.19

d)17.18

I am not getting in a synchronous counter, clock is applied simultaneously therefore maximum time delay should be 25+5 (For flip flop and AND gate) = 30 nsec which makes Frequency =  1/(30 nsec) = 33.33 Mhz?
please correct me where I am going wrong.

Thanks for your help :)
edited by

1 Answer

0 votes
0 votes
i think since its series connection

delay for AND gates must be considered separately

Related questions

0 votes
0 votes
0 answers
2
Mk Utkarsh asked Dec 14, 2018
813 views
The input to the LED is connected to the output $\overline{Q}$ of the master slave flip-flop. The duration for which the LED will be ON in the time duration of T is _____...
0 votes
0 votes
2 answers
4
Pankaj Joshi asked Dec 26, 2016
621 views
Consider a clocked sequential circuit as shown in the figure below. Assuming initial state to be Q1 Q0 = 00For an input sequence X = 1010, the respective output sequence ...