1,453 views

1 Answer

Best answer
2 votes
2 votes

As it can be seen from the circut, there is no single clock operating all the flipflops hence it's not a synchronous counter. Clock signal is only given to the First Flip Flop.
Therfore, first two options are eliminated. 
Assume that, initally all flip-flops are reset. Following is the output sequence:
QA QB QC
0  0  0
0  0  1
0  1  0
.
.
1  1  1

It's counting UP from 0 to 7, if it was mod 8 down counter, it will count from 7 to 0.
Hence, it's an Asynchronous mod 8 UP counter!
 

selected by

Related questions

1 votes
1 votes
0 answers
1
mohitbawankar asked Nov 24, 2017
391 views
A ripple counter is made with three positive edge triggered flip-flops. If the output of previous lower significant bit flip-flop is used as a triggering clock pulse of t...
0 votes
0 votes
0 answers
2
hem chandra joshi asked Sep 27, 2017
178 views
If a up-down counter counts from 0-8 then it will count from 0 to -8 in down counting ?
0 votes
0 votes
1 answer
3
Gate Fever asked Oct 8, 2018
509 views
DOWN COUNTER means same polarity that is if the flip flops are +ve triggered then they should be connected with Qif the flip flops are -ve triggered then they should be c...
1 votes
1 votes
1 answer
4
Ashwani Kumar 2 asked Sep 21, 2017
1,581 views
The initial state of Mod 16 down counter is 0110. After 37 clock pulses the state of the counter will be __________