579 views
1 votes
1 votes

What is the mean of pipeline in steady state under ideal conditions??

What's its effect if it would have not given?

Example below question

1 Answer

0 votes
0 votes

Here steady and ideal conditions means 

steady=there are no such a looping statements or branching statements in program which may degrade the performance of pipeline ......

similary what a ideal condition means 

we implemeted the concept of "PIPELINING" in computer just to get one goal that is CPI(clock per instruction) is equal to 1....

that means we will  ALWAYS get one instruction executed at every one clock cycle....

hence here as per question in ideal case cpi=1 and performance is 100%..

AS you know in pipeline CLOCK-PERIOD is max(stage dealys)+buffer dealys 

in question it is 11ns +1 ns =12 nano sec....

without pipeline the total time required is =(5+6+11+8)nano sec ....that is = 30 nano sec

ANSWER for question

speedup= time without pipeline/time with pipeline....

hence speedup=30/12=2.5 

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
165 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
811 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...