retagged by
449 views

1 Answer

Best answer
2 votes
2 votes

in this question they just implemented a for loop ....but actually they have asked for only 2 iterations 

the clock at which we will get output of instruction1 for i=2 is 13th clock ..ope it is correct

selected by

Related questions

17 votes
17 votes
1 answer
4
dd asked Jan 8, 2017
20,612 views
A $5$ stage pipelined processor has the following stages:$IF$ : instruction fetch$ID$ : instruction decode$EX$ : execute$MA$ : memory access$WB$ : write back$$\large\colo...