The Gateway to Computer Science Excellence
+1 vote
435 views

closed as a duplicate of: GATE2006-37
in Digital Logic by
closed by | 435 views

2 Answers

+1 vote
Best answer
Clock pulse ↓   state (q2q1q0)↓

Starting                     000

1st clock                   001

2nd clock                 010

3rd clock                  100

4th clock                   011

5th clock                   111

6th clock                   100

7th clock                   010

8th clock                   100

9th clock                   010
by
selected by
0

Hi laser , Pranay Datta 1,Pooja Palod

Can you please explain how u r getting  001 in second cycle ? 

Also , I am not getting the data feed . 100 110 000 -- should I take from the right most side or left most side ?

0
Start feeding input from right side ie MSB
0 votes
Ans is C

010
by
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
52,315 questions
60,428 answers
201,760 comments
95,238 users