retagged by
634 views
0 votes
0 votes

retagged by

1 Answer

0 votes
0 votes
As they have fixed the o/p for 2 nand gates, it is not the correct implementation of the half adder. But given the diagram we can say the given combination satisfy the circuit requirement:

A-1 B-1 C-0 D-1

So option (D)

Related questions

0 votes
0 votes
2 answers
1
shgarg asked Nov 12, 2018
1,663 views
x and y are two n bit numbers. these numbers are added by n bit carry look ahead adder which uses k logic levels. if the average gate delay of carry look ahead adder is d...
0 votes
0 votes
3 answers
2
shivangi5 asked Dec 4, 2017
1,348 views
A 1-bit full adder circuit takes 5 ns to generate the carry-out bit and 10 ns for the sum-bit. When 4, 1-bit full adders are cascaded, the maximum rate of additions per s...
1 votes
1 votes
2 answers
4