Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
#state diagram
shefali1
asked
in
Digital Logic
Nov 4, 2017
139
views
0
votes
0
votes
shefali1
asked
in
Digital Logic
Nov 4, 2017
by
shefali1
139
views
answer
comment
Follow
share this
share
1 comment
by
Nitesh Choudhary
commented
Nov 6, 2017
reply
Follow
share this
Is it 10-01-10-01 ...like this
0
0
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
first this question is wrong, because above figure state they are using MUX but its actually DEMUX
sonveer tomar 1
answered
Nov 6, 2017
by
sonveer tomar 1
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
0
votes
0
votes
0
answers
1
M.Zain
asked
in
Digital Logic
Dec 30, 2022
101
views
A sequential circuit has two D flip-flops, two inputs x and y, and one output Z is specified by the following next-state and output equations A(t+1) = xy’ + x B B(t+1) = xA +xB’ Z = A (a) Draw the logic diagram of the circuit. (b) List the state table for the sequential circuit. (c) Draw the corresponding state diagram.
M.Zain
asked
in
Digital Logic
Dec 30, 2022
by
M.Zain
101
views
digital-logic
sequential-circuit
output
0
votes
0
votes
0
answers
2
Na462
asked
in
Digital Logic
Mar 16, 2019
741
views
State Diagram of Sequential circuit
Na462
asked
in
Digital Logic
Mar 16, 2019
by
Na462
741
views
digital-logic
sequential-circuit
1
vote
1
vote
1
answer
3
Tushar Shinde
asked
in
Digital Logic
Dec 30, 2015
601
views
What is the o/p according to given timing diagram?
a) A = 0, 1, 0, 0, B = 1, 0, 1, 1 b) A = 1, 0, 1, 1, B = 0, 1, 0, 0 c) A = 1, 1, 0, 0, B = 1, 1, 0, 0 d) A = 0, 1, 0, 0, B = 0, 1, 0, 0 I thought it would be (c) as previous states should persist for 1st clock. But answer given is (a). Can somebody please explain??
Tushar Shinde
asked
in
Digital Logic
Dec 30, 2015
by
Tushar Shinde
601
views
digital-logic
flip-flop
clock-frequency
6
votes
6
votes
2
answers
4
shikharV
asked
in
Digital Logic
Dec 5, 2015
3,238
views
Boolean expression from venn diagram
The Boolean Expression for the shaded area in the venn diagram. $A\bar{C}W + \bar{AB}CW$ $ABC + \bar{A}BW$ $(A+B+C) W$ $AW + \bar{B}W+AB$ I couldn't understand the explaination of the above problem please explain.
shikharV
asked
in
Digital Logic
Dec 5, 2015
by
shikharV
3.2k
views
digital-logic
boolean-algebra
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
GATE CSE 2023 Paper & Analysis - Memory Based
From GATE to Australia
DRDO Previous Year Papers
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.9k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
Same,easy to moderate
I felt paper was very much like AIMT 3!!
very easy paper, I don't want to discuss paper...
the paper was easy to moderate, in this paper...
110
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
