799 views
1 votes
1 votes

1 Answer

0 votes
0 votes
Have a look on this approach no of elements that can accommodate in one cache block given by 32/4=8

It means 8 elements can come in one cache line. In total there are 128 cache lines and 64 sets are here. To cover one row no of cache lines covered are 100/8=12.5

One row implies 12.5 misses therefore  100 rows implies 1250 misses

Now if we access the array in reverse fashion total misses will be 1250-128=1122

Adding the two 1250+1122= 2372

Related questions

0 votes
0 votes
0 answers
1
1 votes
1 votes
0 answers
2
0 votes
0 votes
0 answers
3
Anjan asked Dec 24, 2017
861 views
Consider a cache as follows:Direct mapped8 words total cache data size2 words block sizeA sequence of memory read is performed in the order shown from the following addr...
0 votes
0 votes
1 answer
4