336 views
0 votes
0 votes

Can someone illustrate with well defined procedure of finding the output timing diagram in the circuit involving various flip flops, some combinational circuit. This circuit should be synchronous i.e., being run by a single clock?

Ex.: http://gateoverflow.in/264/gate2005-62 , http://gateoverflow.in/726/gate2001-2-8

Please log in or register to answer this question.

Related questions

0 votes
0 votes
1 answer
1
garvit_vijai asked Nov 3, 2018
4,820 views
A mod-2 counter followed by a mod-5 counter isa) Same as mod-5 counter followed by mod-2 counterb) A decade counterc) A mod-7 counterd) None
0 votes
0 votes
0 answers
2
Harsh Kumar asked Sep 16, 2018
761 views
If there are total 16 different states in a system and there is one external input, then how many flip flops are required? Is it 3 or 4 ?Thank you.
0 votes
0 votes
0 answers
3
Shaik Masthan asked Jul 29, 2018
1,380 views
I am not getting any difference between these two questions but answers are not matching, https://gateoverflow.in/86195/me-test https://gateoverflow.in/26442/gate1991-5-...
0 votes
0 votes
0 answers
4
rajveer43 asked Jan 12
101 views
Consider following counters:Counter-1: Counter-2: Which of the following option is correct? Counter-1 is a three-bit "counter" which counts $0, 1, 2, 4, 5, 7, 0, ... . $ ...