Register

Digital logic Latch self doubt

255 views
0 votes
0 votes
I read that latch are level triggered and flip flop are egde triggered .

Doubts

1. can a latch be synchronous? Is  gated latch  synchronous??

2. Is flip flop always synchronous??
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
1
rd8794 asked Nov 21, 2022
415 views
KMaps - Digital Logic (self doubt)
I’m taking for an example kmaps for 3 var A’B’ A’B AB AB’ C’ 0 1 3 2 C 4 5 7 6 (probably here we are taking CAB’ = 6 and below like AB’C =5 ) A’B’ A’B AB AB’ C’ 0 2 6 4 C 1 3 7 5 But how do i know which one to use and when?
I’m taking for an example kmaps for 3 var A’B’A’BABAB’C’ 0132C4576(probably here we are taking CAB’ = 6and below like AB’C =5 ) A’B’A’BABAB’C’...
User Avatar
0 votes
0 votes
2 answers
2
ankitgupta.1729 asked Dec 17, 2017
861 views
Latch
The number of D-latches present in edge-triggered D-flip flop is :- (A) 4 (B) 1 (C) 2 (D) 3
The number of D-latches present in edge-triggered D-flip flop is :-(A) 4(B) 1(C) 2(D) 3
User Avatar
1 votes
1 votes
0 answers
3
set2018 asked Sep 28, 2017
446 views
latch vs flip flop
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
User Avatar
0 votes
0 votes
1 answer
4
Hira Thakur asked Aug 12, 2017
409 views
SR latch
User Avatar
Link Copied!