1,051 views
0 votes
0 votes
Consider 32 KB 4-way set associative cache with 64-byte block size. CPU generates 32 bits physical address . A 4-to-1 multiplexer has a latency of 1 ns while a k bit comparator has a latency of 2k ns. The hit latency of the cache organization is?

Should we calculate using 4 comparators or just one?

1 Answer

Best answer
0 votes
0 votes
Cache Size=32KB

Block Size=64B

4-way set associative

No. of sets =2^15/(2^6*2^2)=2^7

Hence Tag Bit=19, Set Bit=7, Word Bit=6

So we need total 4 comparators each of  Size 19 bit.

But, when we calculate Latency of Comparator then we take only one comparator latency (Since all Comparator works in parallel).

Total latency= Delay of One 19-bit Comparator + Delay of one 4:1 Multiplexer (it is used for OR-ing the 4 comparators)  

                    =2*kns+1ns

                   =2*19 +1

                   =39ns
selected by

Related questions

0 votes
0 votes
2 answers
2
Alakhator asked Oct 19, 2018
690 views
What is the number of multiplexers required in set associative mapping hardware ? Given set bits are S, tag bits are T and word bits are W.
4 votes
4 votes
1 answer
3
saxena0612 asked Jan 1, 2018
1,801 views
If main memory $=128 \ KB$ and cache memory is of $2KB$ with $16B$ lines .and uses associative mapping .What would be the # of bits used for Tag for each block?
1 votes
1 votes
1 answer
4