Register

ISRO-DEC2017-39

• recategorized by
2,460 views
3 votes
3 votes

A computer with $32$-$bit$ word size uses ${2}'s$ complement to represent numbers, The range of integers
that can be represented by this computer is

  1. $-2^{32}$ to $2^{32}$
  2. $-2^{31}$ to $2^{32}-1$
  3. $-2^{31}$ to $2^{31}-1$
  4. $-2^{31}$ to $2^{32}-1$
• recategorized by
User Avatar

1 Answer

1 votes
1 votes

option c)For n bit $-2^{n-1} to 2^{n-1}-1$

User Avatar
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
gatecse asked Dec 17, 2017
2,387 views
ISRO-DEC2017-76
Which of the following set of components is sufficient to implement any arbitrary Boolean function? $XOR$ gates, $NOT$ gates $AND$ gates, $XOR$ gates and $1$ $2$ to $1$ multiplexer Three input gates that output $(A.B)+C$ for the inputs $A, B, C$
Which of the following set of components is sufficient to implement any arbitrary Boolean function?$XOR$ gates, $NOT$ gates$AND$ gates, $XOR$ gates and $1$$2$ to $1$ mult...
User Avatar
4 votes
4 votes
2 answers
2
gatecse asked Dec 17, 2017
2,647 views
ISRO-DEC2017-75
In $\text{IEEE}$ floating point representation, the hexadecimal number $\text{0xC0000000}$ corresponds to $-3.0$ $-1.0$ $-4.0$ $-2.0$
In $\text{IEEE}$ floating point representation, the hexadecimal number $\text{0xC0000000}$ corresponds to$-3.0$$-1.0$$-4.0$$-2.0$
User Avatar
0 votes
0 votes
1 answer
3
gatecse asked Dec 17, 2017
2,116 views
ISRO-DEC2017-72
We consider the addition of two ${2}'s$ compliment numbers $b_{n-1}b_{n-2}\ldots b_{0}$ and $a_{n-1}a_{n-2}\ldots a_{0}$. A binary adder for adding two unsigned binary numbers is used to add two binary numbers.The sum is denoted by $c_{n-1}c_{n-2}\ldots c_{0}$.The carry out ... $c_{out}\oplus c_{n-1}$ $a_{n-1}\oplus b_{n-1}\oplus c_{n-1}$
We consider the addition of two ${2}'s$ compliment numbers $b_{n-1}b_{n-2}\ldots b_{0}$ and$a_{n-1}a_{n-2}\ldots a_{0}$. A binary adder for adding two unsigned binary num...
User Avatar
2 votes
2 votes
3 answers
4
gatecse asked Dec 17, 2017
6,960 views
ISRO-DEC2017-71
A $32$-$bit$ adder is formed by cascading $4$-$bit$ CLA adder.The gate delays (latency) for getting the sum bits is $16$ $18$ $17$ $19$
A $32$-$bit$ adder is formed by cascading $4$-$bit$ CLA adder.The gate delays (latency)for getting the sum bits is$16$$18$$17$$19$
User Avatar
Link Copied!