463 views
2 votes
2 votes

Consider the following question:

My explanation:
 

A clock cycle time should be large enough that all flip-flops can come in a stable state before the next clock cycle starts.
Suppose cycle 1 is just completed and cycle 2 is just about to start:
1. to reach the result of q0Λ1 to J1K1 it needs $10 ns$
2. to reach the result of (q0Λ1)ΛQ1 to J2K2, 10 more nanoseconds are needed.
3. Now, we need 10 more nanoseconds to operate flipflops as the propagation delay of each flip flop is 10ns.

Answer should be (1/(2*10ns + 10ns) = $\frac{1}{30ns}$.

But in the answer given by Arjun on the following link, it is $\frac{1}{20ns}$. Can someone explain, please?

https://gateoverflow.in/26442/gate1991_5-c

Please log in or register to answer this question.

Related questions

0 votes
0 votes
0 answers
1
POOJAN SHAH asked Aug 24, 2017
638 views
Qn) Ripple counter with preset works as?QN- 2) Construction of Decoder 4:16?QN- 3) 4 JK Flip-flops with high input. The frequency at output?
1 votes
1 votes
1 answer
2
Parshu gate asked Nov 10, 2017
715 views
mod 1 mod 3 mod 4 mod 2
1 votes
1 votes
1 answer
4
akb1115 asked Nov 8, 2017
1,250 views
Consider the complemented circuit shown below:If the initial value of the output Q1 Q0 is 00, then the next three values of Q1 Q0 are:- 10,01,01,00 10,01,11,00 10,01,0...