1,381 views
1 votes
1 votes

A computer consists of a CPU and an I/O device D connected to main memory M via a shared bus with a data bus width of one word (16-bits). The CPU can execute a maximum of 106 instructions per second. An average instruction requires six processor cycles, three of which use the memory bus. A memory read or write operation uses one processor cycle. Suppose that the CPU is continuously executing “background” programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose that very large blocks of data are to be transferred between M and D.

Calculate I/O data transfer rate, in words per second possible through D if DMA transfer is used [ Assume that the DMA module can use all of these cycles, and ignore any setup or status‐checking time] ?

(A) 2.15 x 106

(B) 3.15 x 106

(C) 1.15 x 106

(D) 4.15 x 106

1 Answer

Related questions

2 votes
2 votes
4 answers
1
worst_engineer asked Jan 14, 2016
2,832 views
A hard disk with transfer rate of 20 kbps is constantly transferring data to memory using DMA cycle stealing mode. The size of data transfer is 32 bytes. The processor ru...
0 votes
0 votes
1 answer
2
Na462 asked Jul 23, 2018
1,079 views
Consider 8-bit DMA device operating in cycle stealing mode (Single Transfer Mode). Each DMA cycle takes 6 clock and each clock is of 2 MHz. An intermediate CPU machine cy...
8 votes
8 votes
3 answers
3
Umang Raman asked Oct 1, 2015
5,259 views
An 8-bit DMA device is operating is cycle stealing mode (single transfer mode). Each DMA cycle is of 6 clock states and DMA clock is 2MHz. Intermediate CPU machine cycle ...