A non pipeline processor has clock rate of 25 MHz and CPI of 4, another processor with 5 stage instruction pipeline due to latch delay and clock skew effect clock rate is 20 MHz. If program containing 100 instructions is executed on both processors, then the speedup factor is ______ .