1,714 views
1 votes
1 votes
A non pipeline processor has clock rate of 25 MHz and CPI of 4, another processor with 5 stage instruction pipeline due to latch delay and clock skew effect clock rate is 20 MHz. If program containing 100 instructions is executed on both processors, then the speedup factor is ______ .

1 Answer

Best answer
0 votes
0 votes

here speedup achieved is 3.07 that is of 3...

selected by

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
165 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
811 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...