166 views

1 Answer

Best answer
1 votes
1 votes
Flip flop 2 time delay will be twice of delay in flipflop1 i.e 2*40=80ns.

Flip flop1 and Flipflop3 are synchronous so their time delays will be 40ns.

The output will be 80ns from flipflop2 + 20 ns from AND gate +40 ns from Flipflop3 = 140 ns total.

So frequency = 1/140 nsec= 7.14 MHz
selected by

Related questions

0 votes
0 votes
1 answer
1
mb14 asked Oct 25, 2018
359 views
Is SR and RS flipflop same.........if not what is the difference in their truth table. Any standard reference for this plss tell.
0 votes
0 votes
1 answer
2
Meme Iamam asked Feb 16, 2018
1,728 views
Design a counter with the following repeated binary sequence: 0, 4, 2, 1, 6. Use T flip- flops.