# Comp.Architecture-3

0 votes
98 views

My work: $1+0.1*5+0.05*50=4ns$
Now please give me reasoning about :  missing in $L1$ i will access $L2$ and i did that now When i am missing in $L2$ isn`t this obvious that i have actually missed in $L1$ or should i mention it by $0.05*0.1*50$
Thanks!

0
is answer is 1.750 nano sec??
0
Yes please explain!

## 1 Answer

0 votes

Best answer

you can see this...

they said that its 2 level cache...

means one after another....

selected

## Related questions

0 votes
1 answer
1
104 views
Work done by me :for write it will always be $100ns$ Now for read :$20+0.2*100=40$ Total =$0.7*40+0.3*100=58$
0 votes
1 answer
2
142 views
Consider the following statements: (i) Accessing of data in a column wise fashion maintains spatial locality only when the block size is equal to the total size of the elements in the row (ii) Coherence in write through protocol never occurs even cache memory is organized in multilevel. Which of the above is true?
2 votes
1 answer
3
390 views
Suppose that in 250 memory references there are 30 misses in first level cache and 10 misses in second level cache. Assume that miss penalty from the L2 cache memory are 50 cycles. The hit time of L2 cache is 10 cycles. The hit time of the L1 cache is 5 cycles. If there are 1.25 memory references per instruction, then the average stall cycles per instruction is ________.