Register

buffer problem in CO

• retagged by
470 views

1 Answer

Best answer
2 votes
2 votes
We cannot design a pipeline without the buffer registers . Therefore in between every pipeline stage there will be a register buffer taking 20ns each . Therefore the time taken to complete first instruction is 100 + 20 + 100 + 20 + 100 +20 = 360 ns .
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

2 votes
2 votes
1 answer
1
Vicky rix asked Jul 16, 2017
2,621 views
COA problem in pipelining
Consider a 4 stage pipeline with stages named S1,S2,S3,S4. Let I1,I2,I3,I4 be 4 instructions and the number of clock-cycles needed by each instruction in each stage is given below. The number of clock-cycles needed to complete the instruction cycle of the 4 instructions is ___.
Consider a 4 stage pipeline with stages named S1,S2,S3,S4. Let I1,I2,I3,I4 be 4 instructions and the number of clock-cycles needed by each instruction in each stage is gi...
User Avatar
2 votes
2 votes
4 answers
2
Kartavya Kothari asked Nov 17, 2018
1,175 views
Ace Test Series: CO & Architecture - SpeedUp In Pipeline
Consider a non­pipelined processor design which has a cycle time of 10ns and average CPI of 1.4. The maximum speedup pipelined processor can get by pipelining it into 5 stages and each stage takes 2ns is
Consider a non­pipelined processor design which has a cycle time of 10ns and average CPI of1.4. The maximum speedup pipelined processor can get by pipelining it into 5 s...
User Avatar
3 votes
3 votes
1 answer
3
Shubhanshu asked Jul 19, 2017
366 views
Self Doubt In CO
Consider an instruction which has a speed up factor 12 while operating with a 70% efficiency. What could be the number of stages in the pipeline? What will be its answer 17 or 18? And why?
Consider an instruction which has a speed up factor 12 while operating with a 70% efficiency. What could be the number of stages in the pipeline?What will be its answer 1...
User Avatar
Link Copied!