1,718 views
2 votes
2 votes
A DMA module is transferring characters to memory using cycle stealing, from a device transmitting at 12800 bits per second.The processor is fetching instructions at the rate of 2MIPS. By how much % the processor be slowed down due to DMA activity?

1 Answer

2 votes
2 votes
1) assuming 1 character = 8 bit

Number of character 1600

In cycle s stealing mode 1 byte per transfer

1600 bytes in 1 second

1 byte in 625 micro second.

2 MIPS so time for single instructions fetch 0.5 micro second

So involment of processor will be 0.5

0.5/625 =  0.08%

Related questions

1 votes
1 votes
0 answers
1
Arati rotti asked Oct 23, 2018
897 views
I have a projecp to submit please help me to design and simulate a 1m * 16 memory module using 512k * 8 SRAM and perform read and write operations for the above memory
0 votes
0 votes
0 answers
2
Prince Sindhiya asked Dec 21, 2018
522 views
Find a positive integer n such that given any set N with size|N|=n, then the number of reflexive relations on N is equal to number of symmetric relations on N______?i am ...
1 votes
1 votes
1 answer
3
Ayan21 asked Dec 17, 2018
586 views
Does the statement given below is true?If a language L is recursive enumerable than there does not exits a TM that could accept complement of L but reject L.
0 votes
0 votes
1 answer
4
Shubham Sahu asked Jul 4, 2015
1,522 views
Module design is used to maximize the cohesion and minimize the coupling. The key for implementing this rule is?A.encapsulation B abstraction