463 views

1 Answer

Related questions

2 votes
2 votes
0 answers
2
gatejr asked Jun 10, 2016
770 views
Consider, 2 level paging , with Process P, Inner page table PTi, and outer page table PTo.Now we know that P and PTi are divided in various pages but PTo is in 1 page on...
2 votes
2 votes
1 answer
3
sh!va asked Dec 28, 2016
4,040 views
When the valid – invalid bit is set to valid, it means that the associated page :a) is in the TLBb) has data in itc) is in the process’s logical address spaced) is th...