Register

IES 2018_Digital Logic

373 views
1 votes
1 votes

An ADC has a total conversion time of 200 μs. What is the highest frequency that its analog input should be allowed to contain?

a ) 2.5 KHz

b ) 25 KHz

c) 250 KHz

d) 0.25 KHz

User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
0 answers
2
sh!va asked Jan 9, 2018
396 views
IES 2018_Digital Logic
In large radar installations, it is required to translate the angular position of a shaft into digital information. this is most generally achieved by employing a code wheel. For unambiguous sensing of the shaft position, one employs a/an a) Octal Code b) BCD code c) Binary Gray code d) Natural binary code
In large radar installations, it is required to translate the angular position of a shaft into digital information. this is most generally achieved by employing a code wh...
User Avatar
2 votes
2 votes
2 answers
3
sh!va asked Jan 9, 2018
2,646 views
IES 2018_Digital Logic_Counter
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz? a) 5 ns b) 10 ns c) 20 ns d) 40 ns
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz?a) 5 nsb) 10 nsc) 20 nsd) 40 ns
User Avatar
1 votes
1 votes
0 answers
4
sh!va asked Jan 9, 2018
350 views
IES 2018_Digital Logic_ripple counter
In a 4-stage ripple counter, the propagation delay of a flip flop is 30 ns. If the pulse width of the strobe is 30 ns, the maximum frequency at which the counter operates reliably is nearly_________ (a) 9.7 MHz (b) 8.4 MHz (c) 6.7 MHz (d) 4.4 MHz
In a 4-stage ripple counter, the propagation delay of a flip flop is 30 ns. If the pulse width of the strobe is 30 ns, the maximum frequency at which the counter operates...
User Avatar
Link Copied!