search
Log In
1 vote
527 views

For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz?

a) 5 ns

b) 10 ns

c) 20 ns

d) 40 ns

in Digital Logic 527 views
0
a)5 ns

2 Answers

2 votes
Propagation delay is not affected even if the counter skips a count (number of flipflops remain same).

$f<=N*T_p$, where $f$ is the frequency, $N$ is the number of flipflops and $T_p$ is propagation delay.

$T_pmin=\frac{f}{N}=\frac{1}{T*N}sec=\frac{1}{10*10^6*10}sec=10 ns$. (Time period, $T=\frac{1}{f}$)
0

@Manoja Rajalakshmi A Could you please explain how is fout = fin / mod works in this case ??

0
yes, the number of flipflops will remain the same but it will be counting twice in a single cycle. So it means that the Tclk is faster than it should be. Please correct me, where am i going wrong.
1 vote
here CLK frequency is given = 10MHz

No of flip flops is given = 10

let Tpd be the propagation delay at each flip flop.

Now the clock frequency must be greater than the max delay in the ckt.

hence T(clk) >= No. of flip flop * Tpd               ----- 1

f (clk) max = 1/ T(clk)              --------2

from equation 1 and 2 :

tpd >= 1/(No of flip flop * f(clk))

by putting the values we will get tpd = 10ns.

Related questions

1 vote
0 answers
1
85 views
In a 4-stage ripple counter, the propagation delay of a flip flop is 30 ns. If the pulse width of the strobe is 30 ns, the maximum frequency at which the counter operates reliably is nearly_________ (a) 9.7 MHz (b) 8.4 MHz (c) 6.7 MHz (d) 4.4 MHz
asked Jan 9, 2018 in Digital Logic sh!va 85 views
1 vote
0 answers
2
79 views
Consider the following opinions regarding the advantage and disadvantage of a Mealy model: 1. Advantage: Less number of states (hence less hardware) Disadvantage: Input transients are directly conveyed to output 2. Advantage: Output remains stable over entire clock period Disadvantage: Input transients persist ... Which of the above is/are correct? (a) 1 only (b) 2 only (c) Both 1 and 2 (d) None
asked Jan 9, 2018 in Digital Logic sh!va 79 views
1 vote
0 answers
3
47 views
An ADC has a total conversion time of 200 μs. What is the highest frequency that its analog input should be allowed to contain? a ) 2.5 KHz b ) 25 KHz c) 250 KHz d) 0.25 KHz
asked Jan 9, 2018 in Digital Logic sh!va 47 views
1 vote
0 answers
4
126 views
In large radar installations, it is required to translate the angular position of a shaft into digital information. this is most generally achieved by employing a code wheel. For unambiguous sensing of the shaft position, one employs a/an a) Octal Code b) BCD code c) Binary Gray code d) Natural binary code
asked Jan 9, 2018 in Digital Logic sh!va 126 views
...