menu
search
Log In
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

Subjects

Network Sites

 GO Mechanical
 GO Electrical
 GO Electronics
 GO Civil
 CSE Doubts

IES 2018 - Product of sum form

1 vote
95 views

Product of sum form expression leads to what kind of logic circuit?


(a) OR-AND circuit
(b) NOR-NOR circuit
(c) AND-OR-INVERT circuit
(d) NAND-NAND circuit

in Digital Logic 95 views
0
it gives us OR-AND ..and which can be realize by NOR-NOR

Please log in or register to answer this question.

← Prev. Next →
← Prev. Qn. in Sub. Next Qn. in Sub. →

Related questions

1 vote
0 answers
1
133 views
IES 2018 - Memory PLA PROM
Statement I : PLA contains a fixed AND array and a programmable OR array. Statement II : PROM contains a fixed AND array and a programmable OR array. (a) Both statemnts I and statement II are individually true and statement II is the correct explanation of ... statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true
Statement I : PLA contains a fixed AND array and a programmable OR array. Statement II : PROM contains a fixed AND array and a programmable OR array. (a) Both statemnts I and statement II are individually true and statement II is the correct explanation of statement I ( ... of statement I (c) Statements I is true but statement II is false (d) Statement I is false but statement II is true
asked Jan 9, 2018 in Digital Logic sh!va 133 views
1 vote
1 answer
2
195 views
IES 2018 JK Flip flop
In a master slave JK flip-flop (a) both master and slave are positive edge triggered (b) both master and slave are negative edge triggered (c) master is positive edge triggered and slave is negative edge triggered (d) master is negative edge triggered and slave is positive edge triggered
In a master slave JK flip-flop (a) both master and slave are positive edge triggered (b) both master and slave are negative edge triggered (c) master is positive edge triggered and slave is negative edge triggered (d) master is negative edge triggered and slave is positive edge triggered
asked Jan 9, 2018 in Digital Logic sh!va 195 views
1 vote
0 answers
3
97 views
IES 2018- 8085 programming
In the following 8085 assembly language program, assume that the carry flag is initially reset. What is the content of the accumulator after the execution of the program? MVI A, 04H RRC MOV B, A RLC RLC ADD B RCC (a) 02H (b) 05H (c) 15H (d) 25H
In the following 8085 assembly language program, assume that the carry flag is initially reset. What is the content of the accumulator after the execution of the program? MVI A, 04H RRC MOV B, A RLC RLC ADD B RCC (a) 02H (b) 05H (c) 15H (d) 25H
asked Jan 9, 2018 in CO and Architecture sh!va 97 views
2 votes
2 answers
4
1.1k views
IES 2018_Digital Logic_Counter
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz? a) 5 ns b) 10 ns c) 20 ns d) 40 ns
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz? a) 5 ns b) 10 ns c) 20 ns d) 40 ns
asked Jan 9, 2018 in Digital Logic sh!va 1.1k views
Dark theme
Muffin by Hélio Chun
Thanks to Q2A
...