Cao question

nikkey123 asked Jan 14, 2018

608 views

1 votes

A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as a 16-way set-associative cache, the length of the TAG field is 10 bits. If the cache unit is now designed as direct mapped cache, the length of the TAG field is ______ bits.

CO and Architecture
co-and-architecture

+ –

nikkey123 asked Jan 14, 2018

nikkey123

608 views

See all

1 1 comment

Ashwin Kulkarni

commented Jan 14, 2018

Ans : 6 bits

when 16 way set associative will be there then set number = x bits

In case of direct mapped line number will be x+4 bits

hence to maintain overall bits equal tag bits will be 4 less = 10-4 = 6

1 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

1 answer

balchandar reddy san asked Jan 20, 2019

529 views

CAO ME
Consider a pipeline processor with 5 stages, Instruction Fetch (IF). Instruction Decode and Operand Fetch (ID), Operation performed (OP). Data memory access (MA) and Write back (WB). The IF, ID, MA and WB stages takes 1 clock cycle each ... for MUL instruction. The minimum number of clock cycles are needed to complete following sequence of instruction if operand forwarding is used ________.

Consider a pipeline processor with 5 stages, Instruction Fetch (IF). Instruction Decode and Operand Fetch (ID), Operation performed (OP). Data memory access (MA) and Writ...

balchandar reddy san

529 views

balchandar reddy san asked Jan 20, 2019

CO and Architecture
co-and-architecture
pipelining
operand-forwarding

+ –

0 votes

0 answers

sh!va asked Apr 26, 2017

836 views

Peripheral devices : CAO
Consider READ and WRITE bits: a) Both are written by CPU b) Both are written by peripheral c) READ bit is written by peripheral while WRITE bit is written by CPU d) WRITE bit is written by peripheral while READ bit is written by CPU

Consider READ and WRITE bits:a) Both are written by CPUb) Both are written by peripheralc) READ bit is written by peripheral while WRITE bit is written by CPUd) WRITE bit...

sh!va