menu
search
Log In
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

Subjects

Network Sites

 GO Mechanical
 GO Electrical
 GO Electronics
 GO Civil
 CSE Doubts

MadeEasy Test Series 2018: CO & Architecture - Pipelining

3 votes
85 views

for Instructions results in both control and data dependency, what will be the penalty 3 or 5, please explain.

in CO and Architecture
edited by 85 views

1 Answer

0 votes
stalls for,

data dependency = 2

control dependency = 3

structural dependency = 1

data+control dependency = 2+3=5

ideally it will take 1ns to execute an instruction but considering data dependency stalls it will be

= 1+.05x2

similarly considering control and structural dependency and also data structural = 1 + .05x2 + 0.1x3 +

0.02x1 + 0.1x5 = 1.92ns
← Prev. Next →
← Prev. Qn. in Sub. Next Qn. in Sub. →

Related questions

1 vote
0 answers
1
121 views
MadeEasy Test Series 2018: CO & Architecture - Cache Memory
A computer has a 256 KB, K-way set associative write-back data cache with block size of 32 B. The address sent to the cache controller by the processor is of 32 bits. In addition to the address tag, each cache tag directory contains 2 valid bits ... are used to address tag. What is the minimum value of K? A) 6 B) 5 C) 4 D) None of these
A computer has a 256 KB, K-way set associative write-back data cache with block size of 32 B. The address sent to the cache controller by the processor is of 32 bits. In addition to the address tag, each cache tag directory contains 2 valid bits and 1 modified bit. If 16 bits are used to address tag. What is the minimum value of K? A) 6 B) 5 C) 4 D) None of these
asked Jan 13, 2018 in CO and Architecture Prabhat Kumar Sing 1 121 views
4 votes
1 answer
2
307 views
MadeEasy Test Series 2018: CO & Architecture - Cache Memory
Consider a 16-way set associative cache which holds 64 KB of data. The size of physical address is of 40 bits. A cache block consist of 4 words. Every data word is of 32 bits. Assuming that all cache entries are ... (in hexadecimal) are supplied to the cache in the sequence given below : The number of compulsory misses are ________.
Consider a 16-way set associative cache which holds 64 KB of data. The size of physical address is of 40 bits. A cache block consist of 4 words. Every data word is of 32 bits. Assuming that all cache entries are initially empty and data words are ... following physical addresses (in hexadecimal) are supplied to the cache in the sequence given below : The number of compulsory misses are ________.
asked Jan 10, 2018 in CO and Architecture Saikat Dutta 307 views
3 votes
1 answer
3
204 views
MadeEasy Test Series 2018: CO & Architecture - Cache Memory
The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs. S1 : If compulsory misses are most common, then the designers should consider increasing the ... associativity, in order to provide more flexibility when a collision occurs. The number of statements are true __________.
The designers of a cache system need to reduce the number of cache misses that occur in a certain group of programs. S1 : If compulsory misses are most common, then the designers should consider increasing the cache line size to take better advantage of ... the cache's associativity, in order to provide more flexibility when a collision occurs. The number of statements are true __________.
asked Jan 10, 2018 in CO and Architecture Rajnish Kumar 1 204 views
2 votes
1 answer
4
347 views
MadeEasy Test Series 2018: CO & Architecture - Pipelining
The following sequence of instruction is executed in a basic 5 stage pipelined processor (IF, ID, EX, MA and WB). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction ... cycle. What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding?
The following sequence of instruction is executed in a basic 5 stage pipelined processor (IF, ID, EX, MA and WB). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction output present in 4th stage and ALU ... each stage take 1 cycle. What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding?
asked Jan 19, 2018 in CO and Architecture Tuhin Dutta 347 views
Dark theme
Muffin by Hélio Chun
Thanks to Q2A
...