search
Log In
1 vote
158 views

in CO and Architecture 158 views
2
Is it 64?
0
Yes. Share your approach pls :)
1
At clock cycle=8, $I_{6}$'s execute instruction will end and hence at clock cycle=9, $I_{12}$'s Stage 1 will start and $I_{12}$ will complete at clock cycle=12. Now the remaining $I_{13}$ to $I_{16}$ instructions will complete at clock cycle=16. Since, cycle time of pipeline is 4 ns, hence Time Required =

4ns * 16 = 64 ns

2 Answers

3 votes
 
Best answer

After completion of S3 stage of I6, we can know that the next instruction is I12. So the S1 stage of I12 can start only after the S3 of I6.


selected by
0
thanks
0
soving a question is important but dont you think its too much lengthy
0 votes
total instruction executed = 6 (1 to 6) + 5 (12 to 16) = 11

total cycles to execute instruction = 4(for first) + 10(for remaining) + 2 stall cycle(because branch address is known at third stage) = 16 cycle

time taken to execute 16 cycle = 16 x 4 = 64ns

Related questions

0 votes
0 answers
1
138 views
how is this executed MOV X, R ; μ[x]←R using IF, ID, OF,PO, WB
asked Mar 18, 2019 in CO and Architecture Doraemon 138 views
2 votes
1 answer
2
0 votes
2 answers
3
470 views
here why to take stall at the highlighted cell as its OPERAND FORWARDING and unless mentioned its EX-EX and its being followed without stall also, please clarify how to understand where Operand Forwarding is to be applied in such generalized cases., Thanks in advance :)
asked Dec 25, 2018 in CO and Architecture Markzuck 470 views
4 votes
3 answers
4
1k views
Consider a 5 stage pipeline with Instruction Fetch(IF),Instruction decode(ID),Execute(EX),Write back(WB),and Memory access(MA) having latencies(in ns) 3,8,5,6 and 4 respectively. What is average CPI of NON-PIPELINE CPU when speedup achieved by pipelined processor is 4?
asked Dec 18, 2018 in CO and Architecture jatin khachane 1 1k views
...