451 views
1 votes
1 votes

2 Answers

Best answer
3 votes
3 votes

After completion of S3 stage of I6, we can know that the next instruction is I12. So the S1 stage of I12 can start only after the S3 of I6.

selected by
0 votes
0 votes
total instruction executed = 6 (1 to 6) + 5 (12 to 16) = 11

total cycles to execute instruction = 4(for first) + 10(for remaining) + 2 stall cycle(because branch address is known at third stage) = 16 cycle

time taken to execute 16 cycle = 16 x 4 = 64ns

Related questions

0 votes
0 votes
0 answers
1
Doraemon asked Mar 18, 2019
344 views
how is this executed MOV X, R ; μ[x]←R using IF, ID, OF,PO, WB
2 votes
2 votes
1 answer
2
Satbir asked Jan 16, 2019
853 views
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)