262 views

Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 17 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 100 instructions I1, I2, I3, …, I100 is executed in this pipelined processor. Instruction I17 is the only branch instruction and its branch target is I91. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is ________ .

| 262 views

+1 vote

by Boss (11k points)
0
Can you please explain the statement,

( 5 * 1) + ( 16 * 1 ), First 5 is for first instruction, please correct me if iam wrong.
0
yes ..for remaining 16 instruction CPI=1 that is what i have written..
0
Thanks ..