search
Log In
3 votes
278 views

Consider the following statements:
S1 : If capacity misses are most common then the designer should increase the cache associatively, in order to provide more flexibility when collision occurs.
S2 : To hold the inclusion, lower level cache will be write through.
Which of the statements are correct?

in CO and Architecture 278 views

1 Answer

2 votes

S1 : False

If capacity misses are most common then the designer should increase the cache size.

if conflict misses are most common then the designer should increase the cache associativity.

S2 : True 

When there are multiple levels of cache to hold inclusion(lower level data is the subset of higher level data) we should use Write through policy.

otherwise, inclusion property fails.

1
Why we can't use WRITE BACK policy in lower level cache ???
0
let us say there are two levels of cache L1 and L2

L1 is subset of L2  (inclusion property)

now if we change some data in L1 and if we use write back policy

then updated data will be present in L1  but that doesn't reflect in L2 (we update data in L2  and main memory when there is a need of replacement)

till then L1 is not subset of L2

which is a violation of inclusion property.
1
Got it...Thanks

Related questions

0 votes
1 answer
1
305 views
Consider a two level memory hierarchy, L1 (cache) has an accessing time of 5 ns and main memory has an accessing time of 100 ns. Writing or updating contents takes 20 ns and 200 ns for L1 and main memory respectively. Assume L1 gives misses 20% of the time with 60% of the instructions are read only instructions. What is the average access time for system (in ns) if it uses WRITETHROUGH technique?
asked Nov 25, 2018 in CO and Architecture Shivangi Parashar 2 305 views
0 votes
0 answers
2
369 views
consider two level cache hierarchies with L1 and L2 cache.Programs refer memory 1000 times out of which 40 misses are in L1 cache and 10 misses are in L2 cache.If the miss penalty of L2 is 200 clock cycles,hit time of L1 is 1 clock cycle,and hit time of L2 is 15 clock cycles,the average memory access time is__________clock cycles.
asked Nov 25, 2018 in CO and Architecture Shivangi Parashar 2 369 views
0 votes
1 answer
3
176 views
in cache performace i have confusion about where to use which formula like for write through whether use H (tc) + (1-H) (tc+m) or H (tc) + (1-H) (m) and how to identify whether cache memory is hierarchical or not from question can anyone give me all formula related to cache performance with explanation
asked Aug 6, 2018 in CO and Architecture Rahul_Rathod_ 176 views
–1 vote
0 answers
4
341 views
What should be correct answer to this question? In solution it's option A in Carl hamacher text book it's B ? I am confused please help
asked Jun 13, 2018 in CO and Architecture vupadhayayx86 341 views
...