Register

MadeEasy Test Series 2018: CO & Architecture - Pipelining

• edited by
334 views
2 votes
2 votes

my doubt : In case of branch instruction the address is available at 4th stage. Does it mean fetching of next instruction start from 4th stage or the 5th stage?
I think it should be 4 but made easy has solved it by taking IF for next instruction at 5th stage.
please help.

• edited by
User Avatar

2 Answers

1 votes
1 votes
No,

As I think The target address is available in the 4th stage means,that we will get the taregt address when 4th stage will be executed.

Therefore fetching of next instruction will start from S5
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

3 votes
3 votes
1 answer
2
charul asked Jan 15, 2018
272 views
MadeEasy Test Series 2018: CO & Architecture - Pipelining
for Instructions results in both control and data dependency, what will be the penalty 3 or 5, please explain.
for Instructions results in both control and data dependency, what will be the penalty 3 or 5, please explain.
User Avatar
2 votes
2 votes
1 answer
3
Satbir asked Jan 16, 2019
908 views
MadeEasy Test Series 2019: CO & Architecture - Pipelining
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)
User Avatar
Link Copied!