edited by
649 views
2 votes
2 votes

The following sequence of instruction is executed in a basic 5 stage pipelined processor (IF, ID, EX, MA and WB). Assume that data dependency present in the program is resolved by operand forwarding techniques. Load instruction output present in 4th stage and ALU instruction output is available in 3rd stage. Assume each stage take 1 cycle.

What is the number of instructions must be inserted to achieve CPI = 1 by using operand forwarding?

edited by

1 Answer

0 votes
0 votes

The ans is one. How ?

I1 : IF ID EX MA WB           Ro is available after EX
I2:   IF ID EX MA WB         R4 is available after MA
Extra Instruction     IF ID EX MA WB        
I3:       IF ID EX MA WB     R5 is available after EX
I4:          IF ID EX MA WB    
I5 :            IF ID EX MA WB  

Related questions

3 votes
3 votes
1 answer
2
2 votes
2 votes
1 answer
3
Satbir asked Jan 16, 2019
893 views
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)